View AK1547_7747745.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

[AK1547] AK1547 4ghz low noise integer-n frequency synthesizer 1. overview the AK1547 is an integer-n pll (phase locked loop) freq uency synthesizer, covering a wide range of frequency from 500mhz to 4ghz. consisting of a highly accurate charge pump, a reference divider, a programmable divider and a dual-modulus prescaler (p/p+1), this product provid es high performance, very low phase noise and small footprints. an ideal pll can be achieved by combining the AK1547 with the external loop filter and vco (voltage controlled oscillator). access to the registers is c ontrolled via a 3-wire serial interface. the operating supply voltage is from 2.7v to 5.5v, and the charge pump circuit and the serial interface can be driven by individual supply voltage. 2. features ? operating frequency : 500mhz to 4ghz ? programmable charge pump current : 650 a to 5200 a typical with 8steps the current range can be controlled by an external resistor. ? fast lock mode for improved lock time : the programmable timer can switch two charge pump current setting. ? supply voltage : 2.7 to 5.5 v (pvdd, avdd pins) ? separate charge pump power supply : pvdd to 5.5v (cpvdd pin) ? excellent phase noise : -218dbc/hz ? on-chip lock detection feature of pll : selectab le phase frequency detector (pfd) output or digital filtered lock detect ? package : 20pin qfn (0.5mm pitch, 4mm 4mm 0.75mm) ? operating temperature : -40c to 85c ms1464-e-00 1 2012/9
[AK1547] - table of contents - 1. overview ____________________________________________________________________________ 1 2. features ____________________________________________________________________________ 1 3. block diagram _______________________________________________________________________ 3 4. pin functional description and assignments _____________________________________________ 4 5. absolute maximum ratings ____________________________________________________________ 6 6. recommended operating range ________________________________________________________ 6 7. electrical characteristics ______________________________________________________________ 7 8. block functional descriptions _________________________________________________________ 11 9. register map _______________________________________________________________________ 17 10. function description - registers _______________________________________________________ 19 11. ic interface schematic _______________________________________________________________ 28 12. recommended connection schematic of off-chip component _____________________________ 30 13. power-up timing chart (recommended flow) ____________________________________________ 32 14. frequency setting timing chart (recommended flow) ____________________________________ 33 15. typical evaluation board schematic ____________________________________________________ 34 16. outer dimensions ___________________________________________________________________ 35 17. marking ____________________________________________________________________________ 36 in this specification, the following notations ar e used for specific signal and register names. [name] : pin name : register group name (address name) {name} : register bit name ms1464-e-00 2 2012/9
[AK1547] 3. block diagram cp phase freqency detector refin + - prescaler 8/9,16/17,32/33,64/65 programable counter 13 bit lock detect rfinp rfinn cpvdd cpvss a vdd a vss pvss ld clk data le register 24 bit n divider fast counter pdn test2 test1 r counter 14 bit bias charge pump swallow counter 6 bit pvdd vbg nc nc fig. 1 block diagram ms1464-e-00 3 2012/9
[AK1547] 4. pin functional description and assignments table 1 pin functions no. name i/o pin functions power down (note 1) remarks 1 cpvss g charge pump ground 2 test1 di test pin 1 internal pull-down, schmidt trigger input 3 avss g analog ground 4 rfinn ai complementary input to the rf prescaler 5 rfinp ai input to the rf prescaler 6 avdd p power supply for analog blocks 7 nc 8 refin ai reference signal input 9 pvss g peripherals ground 10 test2 di test pin 2 internal pull-down, schmidt trigger input 11 pdn di power down schmidt trigger input 12 clk di serial clock input schmidt trigger input 13 data di serial data input schmidt trigger input 14 le di load enable input schmidt trigger input 15 ld do lock detect output ?low? 16 pvdd p power supply for peripherals 17 nc 18 cpvdd p power supply for charge pump 19 bias aio resistance pin for setting charge pump current 20 cp ao charge pump output ?hi-z? note 1) ?power down? means the state of [pdn]=?low? after power on. the following table shows the meaning of ab breviations used in the ?i/o? column. ai: analog input pin ao: analog output pin aio: analog i/o pin di: digital input pin do: digital output pin p: power supply pin g: ground pin ms1464-e-00 4 2012/9
[AK1547] 2. pin assignments 1 2 3 4 5 6 7 8 9 10 15 14 13 12 11 20 19 18 17 16 top view cpvss test1 avss rfinp rfinn a vdd nc refin pvss test2 pdn clk data le ld pvdd nc cpvdd bias cp 20pin qfn (0.5mm pitch, 4mm 4mm) fig. 2 pin assignments ms1464-e-00 5 2012/9
[AK1547] 5. absolute maximum ratings table 2 absolute maximum ratings parameter symbol min. max. unit remarks vdd1 -0.3 6.5 v [avdd], [pvdd] (note 1) supply voltage vdd2 -0.3 6.5 v [cpvdd] (note 1) vss1 0 0 v [avss], [pvss] ground level vss2 0 0 v [cpvss] analog input voltage vain vss1-0.3 vdd1+0.3 v [rfinn], [rfinp], [refin] (notes 1 & 2) digital input voltage vdin vss1-0.3 vdd1+0.3 v [clk], [data], [le], [pdn], [test1], [test2] (notes 1 & 2) input current iin -10 10 ma storage temperature tstg -55 125 c note 1) 0v reference for all voltages. note 2) maximum must not be over 6.5v. exceeding these maximum ratings may result in damage to the AK1547. normal operation is not guaranteed at these extremes. 6. recommended operating range table 3 recommended operating range parameter symbol min. typ. max. unit remarks operating temperature ta -40 85 c vdd1 2.7 5.0 5.5 v applied to the [avdd],[pvdd] pins supply voltage vdd2 vdd1 5.5 v applied to the [cpvdd] pin note 1) vdd1 and vdd2 can be driven individually within the recommended operating range. note 2) all specifications are applicable within the recommended operating range (operating temperature / supply voltage). ms1464-e-00 6 2012/9
[AK1547] 7. electrical characteristics 1. digital dc characteristics table 4 digital dc characteristics parameter symbol conditions min. typ. max. unit remarks high level input voltage vih 0.8 vdd1 v note 1) low level input voltage vil 0.2 vdd1 v note 1) high level input current 1 iih1 vih = vdd1=5.5v -1 1 a note 2) high level input current 2 iih2 vih = vdd1=5.5v 27 55 110 a note 3) low level input current iil vil = 0v, vdd1=5.5v -1 1 a note 1) high level output voltage voh ioh = -500 a vdd1-0.4 v note 4) low level output voltage vol iol = 500 a 0.4 v note 4) note 1) applied to the [clk], [data], [le], [pdn], [test1] and [test2] pins. note 2) applied to the [clk], [data], [le] and [pdn] pins. note 3) applied to the [test1] and [test2] pins. note 4) applied to the [ld] pin. ms1464-e-00 7 2012/9
[AK1547] 2. serial interface timing le (input) clk (input) data (input) ts u thd tc s u d21 d20 d2 a0 a1 d0 d1 tc h tc l tlesu tle fig. 3 serial interface timing chart table 5 serial interface timing parameter symbol min. typ. max. unit remarks clock l level hold time tcl 25 ns clock h level hold time tch 25 ns clock setup time tcsu 10 ns data setup time tsu 10 ns data hold time thd 10 ns le setup time tlesu 10 ns le pulse width tle 25 ns ms1464-e-00 8 2012/9
[AK1547] 3. analog circuit characteristics the resistance of 27k ? is connected to the [bias] pin. vdd1 2.7v to 5.5v, vdd2=vdd1 to 5.5v, ?40c ta 85c, unless otherwise specified. parameter min. typ. max. unit remarks rf characteristics input sensitivity -10 0 dbm input frequency 500 4000 mhz refin characteristics input sensitivit y 0.4 vdd1 vpp input frequency 5 104 mhz maximum allowable prescaler output frequency 125 mhz phase detector phase detector frequency 55 mhz charge pump charge pump maximum value 5200 a charge pump minimum value 650 a icp tri-state leak current 1 na 0.6 vcpo vdd2-0.7, ta=25c mismatch between source and sink currents (note 1) 10 % vcpo=vdd2/2, ta=25c icp vs. vcpo (note 2) 15 % 0.5 vcpo vdd2-0.5, ta=25c current consumption idd1 10 a [pdn]=?0? or {pd1}=1 idd2 (note3, note4) 12 18 ma [pdn]=?1?, {pd1}=0, idd for vdd1 idd3 (note3) 0.8 1.6 ma [pdn]=?1?, {pd1}=0, idd for vdd2 note 1) mismatch between source and sink current s : [(|isink|-|isource|)/{(|isink|+|isource|)/2}] 100 [%] note 2) see ?charge pump characteristics - voltage vs. current?. vcpo is the output voltage at [cp]. icp vs. vcpo : [{1/2 (|i1|-|i2|)}/{1/2 (|i1|+|i2|)}] 100 [%] note 3) when [pdn] = ?1? and {pd1}=0, the total powe r supply current of the AK1547 is ?idd2+idd3+ charge pump current?. note 4) rfin=4ghz,5dbm input, refin=100mhz, 10dbm input, prescaler=32, phase detector frequency=1mhz ms1464-e-00 9 2012/9
[AK1547] resistance connected to the bias pin for setting charge pump output current parameter min. typ. max. unit remarks bias resistance 22 27 33 k ? isink isource vcpo icp cpvdd-0.5 cpvdd/2 0.5 i1 i1 i2 i2 fig. 4 charge pump characteristics - voltage (vcpo) vs. current (icp) ms1464-e-00 10 2012/9
[AK1547] 8. block functional descriptions 1. frequency setup the following formula is used to calculate the frequency setting for the AK1547. frequency setting (external vco output frequency) = f pfd n where : n : dividing number n = [ (p b) + a ] f pfd : phase detector frequency f pfd = [refin] pin input frequency / r counter dividing number p : prescaler value (see < address2>:{pre[1:0]}) b : b (programmable) counter value (see :{b[12:0]}) a : a (swallow) counter value (see :{a[5:0]}) calculation example the output frequency of external refe rence frequency oscillator is 10mhz, and f pfd is 200khz and vco frequency is 2460mhz. AK1547 setting : r (reference counter)=10000000/200000 = 50 (:{r[13:0]}= ?50?) p=32 (:{pre[1:0]}=?10bin?) b=384 (:{b[12:0]}=?384?) a=12 (:{a[5:0]}=?12?) frequency setting = 200khz [ (32 384) + 12] = 2460mhz lower limit for setting consecutive dividing numbers in AK1547, it is impossible to set consecutive dividi ng numbers below the lower limit. the lower limit, n min , depends on the prescaler setting, and can be calculated by the following formula; n min =p 2 -p the dividing number below n min can?t be set for succession. for example, in the case of p=16, 240 and over can be set as consecutive dividing number. ms1464-e-00 11 2012/9
[AK1547] 2 charge pump, loop filter the current setting of charge pump can switch with the built-in timer for fast lock. c2 phase detector up down tim er vco loop filter c1 c3 r2 r3 cp fig. 5 loop filter schematic the charge pump current for normal operation (cp1) is de termined by the setting in {c p1[2:0]}, which is a 3-bit address of {d[15:13]} in and a value of the re sistance connected to the [bias] pin. the charge pump current for the fast lock up mode operation (cp2) is dete rmined by the setting in {cp2[2:0]}, which is a 3-bit address of d[18:16] in and a value of the resistance connected to the [bias] pin. the following formula shows the relationship among the re sistance value, the register setting and the electric current value. charge pump minimum current (icp_min) [a] =17.46 / resistance connected to the bias pin [ ? ] charge pump current (icp) [a] = icp_min [a] ({cp1} or {cp2} setting +1) the allowed value range for the resistance connec ted to the [bias] pin is from 22 to 33k ? for both normal and fast lock up mode operations. ms1464-e-00 12 2012/9
[AK1547] 3. fast lock up mode setting {fast[1:0]} in to ?11bin? and {cpgain} in to ?1? enables the fast lock up mode for the AK1547. the fast lock up mode is enabled only during the time per iod set by the timer accordi ng to the counter value in {timer[3:0]} in . the charge pump current is set to the value specified by {cp2}. when the specified time period elapses, the fast lock up mode operation is switched to the normal operation. and {cpgain} in is reset to ?0?. {timer[3:0]} in is used to set the time period fo r this mode. the following formula is used to calculate the time period : switchover time = 1 / f pfd counter value counter value = 3 + (timer[3:0] setting 4) fast lock up cp2 on normal normal cp1 off cp1 off operation mode charge pump current loop filter switch frequency setting write ?1? into {cpgain} in . fast lock up time s p ecified b y the timer fig. 6 fast lock up mode timing chart ms1464-e-00 13 2012/9
[AK1547] 4 lock detect lock detect output can be selected by {ld[2:0]} in . when {ld} is set to ?101bin", the phase detector outputs an un-manipulated phase detection(comparison) resul t. (this is called ?analog lock detect?.) when {ld} is set to ?001bin?, the lock detect signal is output according to the on-chip logic. (this is called ?digital lock detect?.) the lock detect can be done as following (case of r>1 ): the [ld] pin is in unlocked state (which outputs ?low?) when a frequency setup is made. in the digital lock detect, the [ld] pi n outputs ?high? (which means the locked state) when a phase error smaller than a cycle of [refin] clock (t) is detected for n time s consecutively. when a phase error larger than t is detected for n times consecutively whil e the [ld] pin outputs ?high?, then the [ld] pin outputs ?low? (which means the unlocked state). the counter value n can be set by {ldp} in . the n is different between ?unlocked to locked? and ?locked to unlocked?. table 6 lock detect precision {ldp} unlocked to locked locked to unlocked 0 n=15 n=3 1 n=31 n=7 the lock detect signal is shown below: reference clock this is ignored because it cannot be sampled. valid pfd frequency signal divided clock of rf input signal pfd output signal ignored valid ignored ld output the [ld] pin outputs ?high? when a phase error smaller than t is detected for n times consecutively. case of ?r = 1? reference clock this is ignored because it cannot be sampled. valid pfd frequency signal divided clock of rf input signal pfd output signal ignored ignored ld output the [ld] pin outputs high when a phase error smaller than t is detected for n times consecutively. valid case of ?r > 1? fig. 7 digital lock detect operations ms1464-e-00 14 2012/9
[AK1547] phase error < t flag = flag+1 lock ([ld]=high) unlock ([ld]=low) y es no flag > n flag=0 y es no fig. 8 unlock to lock operation flow phase error > t y es flag=0 flag = flag+1 flag > n no y es unlock ([ld]=low) no lock ([ld]=high) pdn=0 or {pd1}=1 fig. 9 lock to unlock operation flow ms1464-e-00 15 2012/9
[AK1547] 5 reference counter the reference input can be set with a dividing number in t he range of 1 to 16383 using {r [13:0]}, which is a 14-bit address of {d[13:0]} in . 0 cannot be set as a dividing number. 6 prescaler the dual modulus prescaler (p/p + 1) and the swallow counter are used to provide a large dividing ratio. the prescaler is set by {pre[1:0]}, which is a 2-bit latch of {d[21:20]} in . {pre[1:0]}=?00bin?, p=8, dual modulus prescaler 8/9 {pre[1:0]}=?01bin?, p=16, dual modulus prescaler 16/17 {pre[1:0]}=?10bin?, p=32, dual modulus prescaler 32/33 {pre[1:0]}=?11bin?, p=64, dual modulus prescaler 64/65 the maximum allowable prescalor output frequency is 125mhz. ?p? must be set as ?rf input frequency/p Q 125mhz?. 7 power-down and power-save mode it is possible to operate in the power-down or power-save mode if necessary by using the external control pin. power on follow the power-up sequence. normal operation table 7 power-down and power-save mode [pdn] {pd2} {pd1} function ?low? x x power down ?high? x 0 normal operation ?high? 0 1 asynchronous power down ?high? 1 1 synchronous power down x : don?t care (?0? is recommended) ms1464-e-00 16 2012/9
[AK1547] 9. register map name data address r counter 0 0 n counter (a and b) 0 1 function 1 0 initialization d21 - d0 1 1 name d21 d20 d19 d18 d17 d16 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 addr ess r count 0 0 0 ldp 0 0 0 0 r [13] r [12] r [11] r [10] r [9] r [8] r [7] r [6] r [5] r [4] r [3] r [2] r [1] r [0] 0x0 n count 0 0 cp gain b [12] b [11] b [10] b [9] b [8] b [7] b [6] b [5] b [4] b [3] b [2] b [1] b [0] a [5] a [4] a [3] a [2] a [1] a [0] 0x1 func. pre [1] pre [0] pd2 cp2 [2] cp2 [1] cp2 [0] cp1 [2] cp1 [1] cp1 [0] time r [3] time r [2] time r [1] time r [0] fast [1] fast [0] cp hiz cp pola ld [2] ld [1] ld [0] pd1 cntr rst 0x2 initial. pre [1] pre [0] pd2 cp2 [2] cp2 [1] cp2 [0] cp1 [2] cp1 [1] cp1 [0] time r [3] time r [2] time r [1] time r [0] fast [1] fast [0] cp hiz cp pola ld [2] ld [1] ld [0] pd1 cntr rst 0x3 ms1464-e-00 17 2012/9
[AK1547] notes for writing into registers after powers on AK1547, the initial registers value are not defined. it is required to write the data in all addresses in order to commit it. [examples of writing into registers] (ex. 1) power-on - bring [pdn] to ?0 (low)? - apply vdd - program address0, address1 and address2 ({pd1}=?1? is recommended) - bring [pdn] to ?1 (high)? - program {pd1} in address2 to ?0? (ex. 2) changing frequency settings : initialization - program address3 - program address1 (ex. 3) changing frequency settings : counter reset - program address2. as part of this, load ?1? to both {pd1} and {cntr_rst}. - program address1 - program address2. as part of this, load ?0? to both {pd1} and {cntr_rst}. (ex. 4) changing frequency settings : pdn pin method - bring [pdn] to ?0 (low)? - program address1 - bring [pdn] to ?1 (high)? ms1464-e-00 18 2012/9
[AK1547] 10. function description - registers < address0 : r counter > d[21:19] d18 d[17:14] d[13:0] address 0 ldp 0 r[13:0] 00 d[21:19], d[17:14] : these bits are set to the following for normal operation d21 d20 d19 d17 d16 d15 d14 0 0 0 0 0 0 0 ldp : lock detect precision the counter value for digital lock detect can be set. d18 function remarks 15 times count unlocked to locked 0 3 times count locked to unlocked 31 times count unlocked to locked 1 7 times count locked to unlocked ms1464-e-00 19 2012/9
[AK1547] r[13:0] : reference clock division number the following settings can be selected for the reference clock division. the allowed range is 1 (1/1 division) to 16383 (1/16383 division). 0 cannot be set. the maximum frequency for f pfd is 55mhz. d13 d12 d11 d10 d9 d8 d7 d6 d5 d4 d3 d2 d1 d0 function remarks 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 prohibited 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1/1 division 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1/2 division 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1/3 division 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1/4 division data 1 1 1 1 1 1 1 1 1 1 1 1 0 1 1/16381 division 1 1 1 1 1 1 1 1 1 1 1 1 1 0 1/16382 division 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1/16383 division ms1464-e-00 20 2012/9
[AK1547] < address1 : n counter > d[21:20] d19 d[18:6] d[5:0] address 0 cpgain b[12:0] a[5:0] 01 d21, d20 : these bits are set to the following for normal operation d21 d20 0 0 cpgain : sets the charge pump current when {fast[1:0]} is not ?11bin? : d19 function remarks 0 cp1 is enabled 1 cp2 is enabled when {fast[1:0]} is ?11bin? : d19 function remarks 0 cp1 is enabled 1 cp2 is enabled during switchover time fast lock up mode b[12:0] : b (programmable) counter value d18 d17 d16 d15 d14 d13 d12 d11 d10 d9 d8 d7 d6 function remarks 0 0 0 0 0 0 0 0 0 0 0 0 0 0 prohibited 0 0 0 0 0 0 0 0 0 0 0 0 1 1 dec prohibited 0 0 0 0 0 0 0 0 0 0 0 1 0 2 dec prohibited 0 0 0 0 0 0 0 0 0 0 0 1 1 3 dec data 1 1 1 1 1 1 1 1 1 1 1 0 1 8189 dec 1 1 1 1 1 1 1 1 1 1 1 1 0 8190 dec 1 1 1 1 1 1 1 1 1 1 1 1 1 8191 dec ms1464-e-00 21 2012/9
[AK1547] a[5:0] : a (swallow) counter value d5 d4 d3 d2 d1 d0 function remarks 0 0 0 0 0 0 0 0 0 0 0 0 1 1 dec 0 0 0 0 1 0 2 dec 0 0 0 0 1 1 3 dec data 1 1 1 1 0 1 61 dec 1 1 1 1 1 0 62 dec 1 1 1 1 1 1 63 dec * requirements for a[5:0] and b[12:0] the data at a[5:0] and b[ 12:0] must meet the following requirements: a[5:0] 0, b[12:0] 3, b[12:0] a[5:0] see ?frequency setup? in section ?block functional descriptions? for details of the relationship between a frequency division number n and the data at a[ 5:0] and b[12:0]. ms1464-e-00 22 2012/9
[AK1547] < address2 : function > d[21:20] d19 d[18:16] d[15:13] d[12:9] d[8:7] pre[1:0] pd2 cp2[2:0] cp1[2:0] timer[3:0] fast[1:0] d6 d5 d[4:2] d1 d0 address cphiz cppola ld[2:0] pd1 cntr_rst 02 pre[1:0] : selects a dividing ratio for the prescaler the prescaler value should be chosen so that the prescaler output frequency is always less than or equal to 125mhz. d21 d20 function remarks 0 0 p=8, dual modulus prescaler 8/9 0 1 p=16, dual modulus prescaler 16/17 1 0 p=32, dual modulus prescaler 32/33 1 1 p=64, dual modulus prescaler 64/65 pd2, pd1 : power down select [pdn] {pd2} {pd1} function ?low? x x power down ?high? x 0 normal operation ?high? 0 1 asynchronous power down ?high? 1 1 synchronous power down x : don?t care ( ?0? is recommended) {pd2}=1 and {pd1}=1 : all circuits powers down at the timing when the phase detector frequency signal reverses. {pd2}=0 and {pd1}=1 : all circuits goes into power down during the rise up of le signal that latches ?1? into {pd1}. the registers can be written even in [pdn]=0. ms1464-e-00 23 2012/9
[AK1547] cp2[2:0] : charge pump current setting 2 cp1[2:0] : charge pump current setting 1 AK1547 provides two setting for charge pump current. they can be set by {cp1} and {cp2}. the following formula shows the relationship among t he resistance value, the register setting and the electric current. charge pump minimum current (icp_min)[a] = 17.46 / resistance connected to the bias pin [ ? ] charge pump current (icp) [a] = icp_min [a] ({cp1} or {cp2} setting +1) the following table shows the typical icp for each status. icp (typical) d18 d17 d16 bias resistance d15 d14 d13 33 k ? 27 k ? 22 k ? remarks 0 0 0 529 647 794 0 0 1 1058 1293 1587 0 1 0 1587 1940 2381 0 1 1 2116 2587 3175 1 0 0 262.7 3233 3968 1 0 1 3175 3880 4762 1 1 0 3704 4527 5555 1 1 1 4233 5173 6349 [unit : a] timer[3:0] : sets the switchover time for cp2-to-cp1 this is enabled when {fast[1:0]} is ?11bin? and {[cpgain}=?1?. the charge pump current is set into value {cp2[2:0 ]} designate during switchover time. it goes to be {cp1[2:0]} setting value after the time out. the following formula shows the relationship betwe en the switchover time and the counter value. switchover time = 1 / f pfd counter value counter value = 3 + timer[3:0] 4 ms1464-e-00 24 2012/9
[AK1547] the following table shows the relationship between counter value and {timer[3:0]}. d12 d11 d10 d9 function remarks 0 0 0 0 3 counts 0 0 0 1 7 counts 0 0 1 0 11 counts 0 0 1 1 15 counts 0 1 0 0 19 counts 0 1 0 1 23 counts 0 1 1 0 27 counts 0 1 1 1 31 counts 1 0 0 0 35 counts 1 0 0 1 39 counts 1 0 1 0 43 counts 1 0 1 1 47 counts 1 1 0 0 51 counts 1 1 0 1 55 counts 1 1 1 0 59 counts 1 1 1 1 63 counts fast[1:0] : enables or disables the fast lock mode when {fast[1:0]} is ?11bin?, {cpgain} of function latch is the fast lock mode bit. when fast lock is enabled, charge pump current is set to the value of {cp2} setting during the switchover time under the control of the timer counter. afte r the timeout, {cpgain} is reset into ?0? and charge pump current goes to be {cp1} setting value. d8 d7 {cpgain} function remarks 0 cp1 is enabled x 0 1 cp2 is enabled 0 cp1 is enabled 0 1 1 cp2 is enabled 0 cp1 is enabled 1 1 1 cp2 is enabled during switchover time fast lock up mode. {cpgain} is reset to ?0? after timeout. ms1464-e-00 25 2012/9
[AK1547] cphiz : tri-state output setting for charge pump d6 function remarks 0 charge pumps are activated. use this setting for normal operation. 1 tri-state note 1) note 1) the charge pump output is turned off and put in the high- impedance (hi-z) state. cppola : selects positive or negative output polarity for cp1 and cp2 d5 function remarks 0 negative 1 positive high high charge pump output voltage negative positive low low v co frequency ld selects output from [ld] pin d4 d3 d2 function remarks 0 0 0 dvss 0 0 1 digital lock detect 0 1 0 n divider output 0 1 1 dvdd 1 0 0 r divider output 1 0 1 analog lock detect open drain 1 1 0 dvss 1 1 1 dvss ms1464-e-00 26 2012/9
[AK1547] cntr_rst : counter reset d0 function remarks 0 normal operation 1 r and n counters are reset. < address3 : initialization > this function is same as . when this register is accessed, the following occurs : - address2 is loaded. - an internal pulse resets the r counter, n counter and {timer} settings to load-state conditions, and also charge pump to tri-state. - writing address1 activates the r and n counter , {timer} and charge pump. {timer} is enabled when {fast}=?11bin? and {cpgain}=?1?. ms1464-e-00 27 2012/9
[AK1547] 11. ic interface schematic no. pin name i/o r0( ) cur( a) function 11 pdn i 300 12 clk i 300 13 data i 300 14 le i 300 digital input pin r0 2 test1 i 300 10 test2 i 300 digital input pin (pull-down) r0 100k 15 ld o digital output pin 8 refin i 300 analog input pin r0 19 bias io 300 analog input/output pin r0 ms1464-e-00 28 2012/9
[AK1547] no. pin name i/o r0( ) cur( a) function 20 cp o analog output pin 4 rfinn i 12k 20 5 rfinp i 12k 20 analog input pin (rf input pin) r0 ms1464-e-00 29 2012/9
[AK1547] 12. recommended connection sche matic of off-chip component 1. power supply pins pvdd cpvdd lsi a vdd 100pf 10 f 0.01 f 0.01 f 0.01 f 100pf 10 f 100pf 10 f 2. test1, test2 test1,2 lsi 3. refin refin lsi 100pf10% ms1464-e-00 30 2012/9
[AK1547] 4. rfinp rfinn lsi rfinp vco output rfinn 100pf10% 100pf10% 51? 5. bias lsi bias 22k ? ~33k ? ms1464-e-00 31 2012/9
[AK1547] 13. power-up timing chart (recommended flow) note1) after vdd1 and vdd2 is powered up, the initial setting of registers is undefined. it is required to write in address0, 1 and 2. internal register values are set address 0~2 hi-z output vdd1, vdd2 pdn register write-in cp fig. 10 power up sequence (recommended) pdn vdd1, vdd2 cp output hi-z register write-in internal register values are set internal sequence circuit is initialized undefined address 2 {pd1}=0 address 0,1 {pd1}=1 address 2 note2) when vdd1,vdd2 and pdn are synchronously powered up, internal sequence circuit is not initialized. so the circuit starts working on undef ined status. therefore, register {pd1} must be set to ?1? before register setting. fig. 11 power up sequence (vdd1/vdd2/pdn synchronous power-up) ms1464-e-00 32 2012/9
[AK1547] 14. frequency setting timing chart (recommended flow) hi-z address 2 output 1 address 0 setting address 1 setting {pd1}=0 address 2 power up power down {pd1}=1 output 2 vdd1, vdd2 pdn register write-in cp fig. 102 frequency settings (controlled by {pd1}) output 2 hi-z address 3 output 1 {pd1}=0 address 0 setting address 1 setting vdd1, vdd2 pdn register write-in cp fig. 113 frequency settings (controlled by initial register) ? ) the function of address3 is the same as address2. before writing in address3, be sure to set {pd1}=0. access to address3 resets cp to hi-z, then set address0 and 1. access to address1 restarts cp to operating. ms1464-e-00 33 2012/9
[AK1547] 15. typical evaluation board schematic c2 AK1547 loop filter c1 c3 r2 r3 cp rfout 51 100pf rfinn vco bias rfinp 100pf 27k refin 100pf 100pf 18 18 18 fig. 124 typical evaluation board schematic note1) although it is no problem that both of [test1] and [test2] are open, it is recommended that they should be connected to ground. note2) although it is no problem that exposed pad at the center of the backside is open, it is recommended that it should be connected to ground. ms1464-e-00 34 2012/9
[AK1547] 16. outer dimensions fig. 135 outer dimensions ms1464-e-00 35 2012/9
[AK1547] ms1464-e-00 36 2012/9 17. marking a. style qfn b. number of pins 20 c. a1 pin marking d. product number 1547 e. date code ywwl (4 digits) y lower 1 digit of calendar year (year 2012-> 2, 2013-> 3 ...) ww week l lot identification, given to each product lot which is made in a week (a, b, c?) lot id is given in alphabetical order (c) ywwl (e) 1547 (d)
[AK1547] important notice z these products and their specifications are subject to change without notice. when you consider any use or applicati on of these products, please make inquiries the sales office of asahi kasei microdevices corporation (akm) or authorized distributors as to current status of the products. z descriptions of external circuits, application circuits, software and other related information contained in this document are provided only to illustrate the operatio n and application examples of the semiconductor products. you are fully responsible for the incorporat ion of these external circuits, application circuits, software and other related information in the design of your equipments. akm assumes no responsibility for any losses incurred by you or third parties arising from the use of these info rmation herein. akm assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of such information contained herein. z any export of these products, or devices or syst ems containing them, may require an export license or other official approval u nder the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials. z akm products are neither intended nor aut horized for use as critical components note1) in any safety, life support, or other hazard related device or system note2) , and akm assumes no responsibility for such use, except for the use approved with t he express written consent by repres entative director of akm. as used here: note1) a critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability. note2) a hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property. z it is the responsibility of the buyer or distributor of akm products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold akm harmless from any and all claims arising from the use of said product in the absence of such notification. ms1464-e-00 37 2012/9

▲Up To Search▲

Price & Availability of AK1547

	To Download AK1547 Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .